We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 1156

LogiCORE PCI - Are Big or Little Endian address-ordering schemes supported?


General Description:

What kind of address ordering does the LogiCORE PCI interface use?


The core may be used with both Intel and Motorola machines, which use Little Endian (lower addresses contain the LSBs) and Big Endian (upper addresses contain LSBs) schemes of byte ordering.

The configuration space supports "Little Endian ordering as required by the PCI specification, section 6.1: "All multi-byte numeric fields follow

Little Endian ordering; that is, lower addresses contain the least significant parts of the field."

AR# 1156
Date 12/15/2012
Status Active
Type General Article
Page Bookmarked