UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29205

9.1i EDK - How can I have ML402 VSK reference design ml402_mpeg4_dec work under 9.1?

Description

I download "ml402_mpeg4_dec.zip" from http://www.xilinx.com/products/devboards/reference_design/Video_Starter_Kit.htm.

After upgrading to EDK9.1.02, I received following error during PlatGen:

"ERROR:Xst:2587 - Port <ddr_cs_l> of instance <opb_memcon_0> has different type in definition <opb_memcon>.

ERROR:MDT - Aborting XST flow execution...

INFO:MDT - Refer to

D:\xilinx_demo\v4-video-starter\ml402_mpeg4_dec\ml402_mpeg4_dec\EDK\synthesis

\opb_memcon_0_wrapper_xst.srp for details

ERROR:MDT - platgen failed with errors!

make: *** [implementation/opb_memcon_0_wrapper.ngc] Error 2

Done!"

How can I make it work in EDK9.1?

Solution

1. Modify line 65 in MPD file of OPB_MEMCON_v1_00_a:

Original:

PORT ddr_cs_l = "", DIR = OUT, VEC = [0:0]

Modified:

PORT ddr_cs_l = "", DIR = OUT

2. Modify the line 15 of UCF file:

Original:

Net opb_memcon_0/opb_memcon_0/OPB_IPIF_I/OPB_BAM_I/RESET_MIR_I0/sw_reset TIG;

Modified:

Net opb_memcon_0/opb_memcon_0/OPB_IPIF_I/OPB_BAM_I/*RESET_MIR_I0/sw_reset TIG;

AR# 29205
Date Created 10/28/2007
Last Updated 12/15/2012
Status Active
Type General Article