We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32499

LogiCORE Initiator, Target v4.8 and v3.167 - "Simulation Error:$hold( posedge CLK:18310587 ps, posedge I &&& (in_clk_enable1 == 1):18310595 ps, 50 ps );"


Running timing simulation on the PING design or user designs might result in the following warnings:

# ** Error:/xilinx//verilog/src/simprims/X_FF.v(101): $hold( posedge CLK:18310587 ps, posedge I &&& (in_clk_enable1 == 1):18310595 ps, 50 ps );

# Time: 18310595 ps Iteration: 1 Instance: /ping_tb/UUT/\PCI_CORE/XPCI_ADQ30

# ** Error: /xilinx/verilog/src/simprims/X_FF.v(101): $setup( posedge I &&& (in_clk_enable1 == 1):18310599 ps, posedge CLK:18310640 ps, 79 ps );

# Time: 18310640 ps Iteration: 2 Instance: /ping_tb/UUT/\PCI_CORE/XPCI_ADQ17


These errors are expected if they occur when the core is not actively engaged in a transfer. Typically, this happens when the core stops driving the bus and transitions to driving HI-Z in the simulation. Hi-Z is seen by the inputs of the core causing Xs to propagate through the model which causes this error to be reported by the simulator.

Users should evaluate each error and determine if it is a legitimate timing concern or due to this reason. The core is actively engaged in a data transfer when both IRDY# and TRDY# are asserted.

Revision History

04/13/2009 - Initial Release

AR# 32499
Date 12/15/2012
Status Active
Type General Article