UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
When implementing the Virtex-4 Embedded Tri-mode Ethernet MAC Wrapper v4.7 configured for SGMII, tri-speed operation, with the fabric buffer the following error is seen in 11.2 NGDBUILD:
ERROR:ConstraintSystem:58 - Constraint <NET "*RXRECCLK1_0"
TNM_NET = "clk_rec_clk0";> [core_top.ucf(18)]: NET "*RXRECCLK1_0" does not
match any design objects.
The current constraint in the UCF that causes the failure is:
NET "*RXRECCLK1_#" TNM_NET = "clk_rec_clk#";
TIMESPEC "TS_rec_clk#" = PERIOD "clk_rec_clk#" 7200 ps HIGH 50 %;
To resolve the failure, replace the above ucf constraint with:
NET "*GT11_DUAL_1000X_inst/rxrecclk1_bufr#" TNM_NET = "clk_rec_clk#";
TIMESPEC "TS_rec_clk#" = PERIOD "clk_rec_clk#" 7200 ps HIGH 50 %;
*Note: # is either a 0 or 1 referring to EMAC0 or EMAC1
AR# 33045 | |
---|---|
Date | 12/15/2012 |
Status | Active |
Type | General Article |