This section of the MIG Design Assistant focuses on using the CORE Generator tool to generate 7 series and Virtex-6 DDR3/DDR2 FPGA designs. All MIG designs are generated using the Xilinx CORE Generator tool. Please select from the options belowto find information related to your specific question.
NOTE: This answer record is part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.
For information on the supported devices for MIG 7 Series and Virtex-6 FPGA DDR3/DDR2 FPGAdesigns, see:
(Xilinx Answer 34314) - Supported Devices
For information on the supported CORE Generator system options for MIG 7 series and Virtex-6 DDR3/DDR2 FPGA designs, see:
(Xilinx Answer 34315) - Supported CORE Generator Options
For information on the MIG Output for 7 series and Virtex-6 DDR3/DDR2 FPGA designs, see:
(Xilinx Answer 34323) - MIG Output