UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35086

11.5 Virtex-6 MAP - ERROR:Bitgen - Could not find programming information for I/O standard DIFF_SSTL18_II_DCI

Description

My Virtex-6 design fails during Bitgen with many instances of the following error. Is this a known problem and is there a workaround?

ERROR:Bitgen - Could not find programming information for I/O standard
DIFF_SSTL18_II_DCI drive=-1, slew=*, master=*. The programming of the output
buffers will not be correct.

Solution

This problem has been seen in a design that had a bi-directional differential I/O configuration constructed of an IBUFDS and two pairs of OSERDES/OBUFT symbols. The problem went away when an IOBUFDS was used instead. A CR has been filed to investigate the failure of the original circuit.

A separate issue has been seen with a similar failure mode. See (Xilinx Answer 35086).

AR# 35086
Date Created 04/06/2010
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
Tools
  • ISE Design Suite - 11.2
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5