You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
MIG v3.6 Spartan-6 MCB, Virtex-6 DDR2/3 - AXI Support
Starting with MIG v3.6 (available with ISE Design Suite 12.3), the Spartan-6 MCB and Virtex-6 DDR2/DDR3 designs include support for an AXI interface.
Users have the option of the standard interfaces or an AXI interface.
The interface option is selected through the MIG tool on the Memory Selection screen ("Enable AXI Interface").
When "Enable AXI Interface" is not selected, a MIG core with the standard MIG interface will be generated.
When "Enable AXI Interface" is selected, a MIG core with an AXI interface is generated.
For further information on the MIG core generated with an AXI interface, please refer to:
- Virtex-6 DDR2/DDR3 - UG406
- Spartan-6 MCB - UG388
Note: The MIG generated designs with AXI interfaces do not include the example design that is generated with non-AXI MIG cores.
If users wish to run the MIG core in hardware/simulation with the example design (for debugging purposes), an identical MIG core with the standard interface should be generated through MIG.
Was this Answer Record helpful?
Linked Answer Records
Master Answer Records
- Spartan-6 LX
- Spartan-6 LXT
- Virtex-6 CXT
- Virtex-6 HXT
- Virtex-6 LX
- Virtex-6 LXT
- Virtex-6 SXT