You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
Spartan-6 - IBERT - Coregen PAR Error: Timing not met
12.x IBERT for Spartan-6 FPGA may generate the following error, under several different conditions:
ERROR:sim - runPar : IBERT:par: Timing for this design was not met. Reduce the
number of GTs enabled, reduce your line rate, and/or choose a faster device.
This error can be safely ignored in most circumstances. This is a bug in IBERT only reports the error but continues to generate the bit file which will work correctly.
Was this Answer Record helpful?