UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 41550

13.1 EDK - plbv46_axi_bridge v2.00.a - ERROR:MapLib:979 - LUT4 symbol

Description

When connecting AXI_V6_DDRX to PLB via PLBV46_AXI_BRIDGE, I see the MAP error below.

--------------------------------------------------------------------------------------------
ERROR:MapLib:979 - LUT4 symbol

"axi_v6_ddrx_0/axi_v6_ddrx_0/u_memc_ui_top/u_axi_mc/USE_UPSIZER.upsizer_
d2/US
E_READ.read_addr_inst/Madd_cmd_next_word_ii_cy<0>11" (output

signal=axi_v6_ddrx_0/axi_v6_ddrx_0/u_memc_ui_top/u_axi_mc/USE_UPSIZER.up
sizer
_d2/USE_READ.read_addr_inst/Madd_cmd_next_word_ii_cy<0>) has input
signal

"axi_v6_ddrx_0/axi_v6_ddrx_0/u_memc_ui_top/u_axi_mc/USE_UPSIZER.upsizer_
d2/si
_register_slice_inst/ar_pipe/storage_data1<19>" which will be trimmed. See Section 5 of the Map Report File for details about why the input
signal will become undriven.

--------------------------------------------------------------------------------------------

This message may be repeated more than once.

Solution

This error can occur whenever a core performs burst transactions on the PLB.

Ensure that the option "Supports burst transfers on PLB" for PLBV46_AXI_BRIDGE is unchecked and run implementation again.


AR# 41550
Date Created 01/23/2012
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • EDK - 13.1
IP
  • PLBv46 to AXI Bridge