UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 45516: System Generator for DSP - System Generator GUI reports incorrect latency value of Divider Generator (AXI) v4.0. Is there a workaround?

AR# 45516

System Generator for DSP - System Generator GUI reports incorrect latency value of Divider Generator (AXI) v4.0. Is there a workaround?

Description

The Divider Generator block in the System Generator model reports a latency of 21 for the particular core settings. However, all simulations (both in Simulink and ISim) and the CORE Generator indicate that the core should have 30 cycles of latency for the same settings.Is there a workaround?

Solution

There is an issue with the DivGen 4.0 block Latency field. The workaround is to run simulation to determine the correct latency value.

For System Generator for DSP Release Notes from other versions, see (Xilinx Answer 29595).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
29595 Xilinx DSP Tools, System Generator for DSP, and AccelDSP Synthesis Tool - Release Notes and Known Issues N/A N/A
AR# 45516
Date 05/20/2012
Status Active
Type Known Issues
Tools
  • System Generator for DSP - 13.3
  • System Generator for DSP - 13.4