UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - All Programmable
  2. Support
  3. AR# 52143: 14.x Zynq-7000 SoC AP Impact - QSPI programming on the ZC702 (7020 rev1.0 silicon) requires the board to be in QSPI mode

AR# 52143

14.x Zynq-7000 SoC AP Impact - QSPI programming on the ZC702 (7020 rev1.0 silicon) requires the board to be in QSPI mode

Description

This is related to a Zynq-7000 errata. For reliable 14.x Impact QSPI programming with 7020 (1.0 silicon), set the mode to QSPI boot.

Solution

To work around this issue, set the mode pins to QSPI.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
47890 14.x iMPACT - Known Issues for the iMPACT 14.x tools N/A N/A
52538 Zynq-7000 AP SoC - Boot and Configuration N/A N/A
47864 Zynq-7000 AP SoC ZC702 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
47596 Zynq-7000 AP SoC, Boot - Quad-SPI controller, in non-Quad-SPI boot mode, does not drive HOLD_B inactive during SPI data phase N/A N/A
AR# 52143
Date 05/15/2013
Status Active
Type Known Issues
Devices
  • Zynq-7000
Tools
  • EDK - 14.5
Boards & Kits
  • Zynq-7000 All Programmable SoC ZC702 Evaluation Kit
Page Bookmarked