We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53073

14.7 MAP - ERROR:Pack:2908 - The I/O component "oc192_1_rxd_p[4]" has an illegal IOSTANDARD


MAP errors out with following message:

ERROR:Pack:2908 - The I/O component "oc192_1_rxd_p[4]" has an illegal IOSTANDARD
   value.  The IOB33 component is configured to use single-ended signaling and
   can not use differential IOSTANDARD value LVDS_25.  Two ways to rectify this
   issue are: 1) Change the IOSTANDARD value to a single-ended standard. 2)
   Correct the I/O connectivity by instantiating a differential I/O buffer.



If a port is assigned a differential IOSTANDARD and no IBUFDS is attached to the ports, MAP will fail with the above error.

The solution is to add an IBUFDS to the differential port.

AR# 53073
Date 02/17/2015
Status Active
Type General Article
  • FPGA Device Families
  • ISE Design Suite