We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53434

MIG 7 Series DDR3 - Potential timing violations in OCLKDELAY calibration


Version Found: 1.7
Version Resolved: See (Xilinx Answer 45195)

If implementing the MIG 7 Series DDR3 v1.7 design, timing violations might be seen in the OCLKDELAY calibration module. This answer record details why these violations occur and indicates the work-around.


These timing violations are due to many levels of logic in the OCAL_NEW_DQS_WAIT state. These levels of logic are reduced in the MIG 7 Series v1.8 OCLKDELAY calibration module. If timing violations occur, please update to the new rtl.
AR# 53434
Date 01/31/2013
Status Active
Type Known Issues
  • Artix-7
  • Kintex-7
  • Virtex-7
  • MIG 7 Series
Page Bookmarked