This answer record contains the Release Notes and Known Issues for the MIPI D-PHY Core and includes the following:
MIPI D-PHY LogiCORE IP Page:
https://www.xilinx.com/products/intellectual-property/ef-di-mipi-csi-rx.html
General Information
Supported Devices can be found in the following three locations:
For a list of new features and added device support for all versions:
Please seek technical support via the Video Board of the Xilinx Community Forums.
The Xilinx Forums are a great resource for technical support.
The entire Xilinx User Community is available to help here, and you can ask questions and collaborate with Xilinx experts to get the solutions you need.
Version Table
This table correlates the core version to the first Vivado design tools release version in which it was included.
| Core Version | Vivado Tools Version | IP Changelog | IP Patches |
|---|---|---|---|
| v4.1 (Rev. 5) | 2019.2 | (Xilinx Answer 72923) | (Xilinx Answer 73316) |
| v4.1 (Rev. 4) | 2019.1.1 | (Xilinx Answer 72494) | (Xilinx Answer 72758) |
| v4.1 (Rev 3) | 2019.1 | (Xilinx Answer 72242) | |
| v4.1 (Rev. 2) | 2018.3 | (Xilinx Answer 71806) | |
| v4.1 (Rev. 1) | 2018.2 | (Xilinx Answer 71212) | |
| v4.1 | 2018.1 | (Xilinx Answer 70699) | |
| v4.0 (Rev. 1) | 2017.4 | (Xilinx Answer 70386) | (Xilinx Answer 70530) |
| v4.0 | 2017.3 | (Xilinx Answer 69903) | (Xilinx Answer 70195) |
| v3.1 (Rev.1) | 2017.2 | (Xilinx Answer 69326) | (Xilinx Answer 69760) |
| v3.1 | 2017.1 | (Xilinx Answer 69055) | |
| v3.0 (Rev. 1) | 2016.4 | (Xilinx Answer 68369) | (Xilinx Answer 68810) |
| v3.0 | 2016.3 | (Xilinx Answer 68021) | |
| v2.0 (Rev. 1) | 2016.2 | (Xilinx Answer 67345) | |
| v2.0 | 2016.1 | (Xilinx Answer 66930) | |
| v1.0 | 2015.3 | (Xilinx Answer 65570) |
General Guidance
The table below provides Answer Records for general guidance when using the MIPI D-PHY core.
| Article Number | Article Title |
|---|---|
| (Xilinx Answer 73209) | The minimum value of Tskewcal (Skew-Calibration Timing Parameter) for MIPI D-PHY IP |
| (Xilinx Answer 72604) | Where do I find SSN analysis data for the MIPI_DPHY_DCI @ 2.5Gb/s? |
| (Xilinx Answer 71582) | MIPI D-PHY RX or MIPI CSI-2 RX Subsystem reporting packet corruption at higher line-rates |
| (Xilinx Answer 71205) | When using MIPI D-PHY TX, can we assert/de-assert DL*_TXREQUESTHS / CL_TXREQUESTHS at the same time? |
| (Xilinx Answer 69530) | How much margin is in the MIPI D-PHY RX line rate settings? |
| (Xilinx Answer 67249) | What is the maximum value of start-up time before High-speed data transfer? |
Known and Resolved Issues
The following table provides known issues for the MIPI D-PHY core, starting with v1.0, initially released in Vivado 2015.3.
Note: The "Version Found" column lists the version the problem was first discovered.
The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.
| Article Number | Article Title | Version Found | Version Resolved |
|---|---|---|---|
| (Xilinx Answer 73633) | Why am I failing timing on some -1 parts when trying to set the line rate to 2500Mbps using Vivado 2019.2? | v4.1 (Rev 5) | v4.1 (Rev 5) |
| (Xilinx Answer 73188) | IDELAYCTRL_RDY is not used in MIPI in FIXED mode | v4.1 (Rev 4) | v4.1 (Rev 5) |
| (Xilinx Answer 71846) | MIPI D-PHY TX with 600Mbps line-rate setting has output signal stuck after the first HS transmission. | v4.1 (Rev 1) | v4.1 (Rev 2) |
| (Xilinx Answer 69531) | Why do I get the warning "ncelab: *dphy_ip/mipi_dphy.srcs/sources_1/ip/mipi_dphy_rx1/mipi_dphy_rx1_core.v,436|49): implicit wire has no fanin" on system_rst_in when simulating the MIPI DPHY RX? | v3.1 | v4.0 |
| (Xilinx Answer 70591) | Can I change IDELAY tap values on the fly for MIPI D-PHY IP v4.0 ? (IP targeting 7 Series devices) | v4.0 | v4.1 |
| (Xilinx Answer 70581) | Why do I see SoT/ECC/CRC errors on MIPI RX IP targeting UltraScale+ devices | v4.0 (Rev. 1) | v4.1 |
| (Xilinx Answer 70196) | On 7 Series Devices, High-Speed Lanes are unconnected in the synthesized design with Auto Calibration Auto and external IDELAYCTRL | v4.0 | v4.0 (Rev. 1) |
| (Xilinx Answer 69671) | When using 7 Series Devices to implement MIPI D-PHY TX, why do I see overshoot on the output signal during HS-->LP transmission? | v3.1 (Rev. 1) | v4.0 |
| (Xilinx Answer 69931) | When using MIPI D-PHY TX, why is the HS-PREPARE length violating MIPI D-PHY specification version 1.1? | v3.1 (Rev. 1) | v4.0 (Rev. 1) |
| (Xilinx Answer 69766) | When using MIPI D-PHY TX, why do we have skewed SoT signal between lanes when targeting 7 Series devices? | v3.1 (Rev. 1) | v4.0 (Rev. 1) |
| (Xilinx Answer 67365) | What is the behavior of receiver IP on SoT pattern and why do I not see an error when sending "BC" and receiving "B8"? | v2.0 | v3.0 |
| (Xilinx Answer 69274) | Why does the ulpsactivenot only assert for one clock period for the MIPI D-PHY Controller RX? | v3.1 | v4.1 |
| (Xilinx Answer 69057) | Why is an SOTsynchs error generated from MIPI DPHY RX IP or MIPI CSI-2 RX Subsystem? | v3.0 (Rev. ) | v3.1 |
| (Xilinx Answer 68603) | Slave Mode (Shared logic in example design) D-PHY RX IP does not work when it is sharing resources with Master mode (Shared Logic in core) D-PHY RX IP | v3.0 (Rev .1) | v3.1 |
| (Xilinx Answer 68603) | Why does the Slave IP not work after updating to 2016.4? | v3.0 (Rev. 1) | v3.1 |
| (Xilinx Answer 67296) | Are multi-lane use cases supported in MIPI D-PHY IP? | v2.0 | v3.1 |
| (Xilinx Answer 67258) | Why is there a change to the rxvalidhs behavior when receiving in high-speed mode? | v1.01.0 | v2.0 |
| Revision History: | |
|---|---|
| 24/04/2020 | Added (Xilinx Answer 73633) to "Known and Resolved Issues" Table |
| 02/04/2020 | Added IP patch (Xilinx Answer 73316) , Updated "Known and Resolved Issues" Table. Added (Xilinx Answer 73330) |
| 12/23/2019 | Added General Guidance (Xilinx Answer 73209) |
| 11/13/2019 | Added IP version up to Vivado 2019.2 to the Version Table |
| 07/30/2019 | Added (Xilinx Answer 72604) to General Guidance Table and v4.1 (Rev. 4) to the revision table |
| 06/21/2019 | Removed Xilinx Answer 66088 |
| 05/13/2019 | Added (Xilinx Answer 71846) and v4.1 (Rev 3) to revision table |
| 01/18/2019 | Added (Xilinx Answer 71582) to general guidance and v4.1 (Rev. 1) and v4.1 (Rev. 2) to revision table |
| 06/08/2018 | Added (Xilinx Answer 71205) |
| 05/25/2018 | Added (Xilinx Answer 70530) to Version Table |
| 04/13/2018 | Added (Xilinx Answer 69530) and (Xilinx Answer 69531) |
| 04/04/2018 | Added v4.1 to Version Table (Xilinx Answer 70196), (Xilinx Answer 70581), and (Xilinx Answer 70591) |
| 01/25/2018 | Added (Xilinx Answer 69274) |
| 01/18/2018 | Added v4.0 (Rev. 1) to Version Table |
| 11/03/2017 | Added (Xilinx Answer 69766), (Xilinx Answer 69671), (Xilinx Answer 69931), and (Xilinx Answer 69760) |
| 10/23/2017 | Added v3.1 (Rev.1) and v4.0 to Version Table and (Xilinx Answer 67365) |
| 06/05/2017 | Added (Xilinx Answer 69274) |
| 04/05/2017 | Added v3.1 to Version Table, (Xilinx Answer 68810), and (Xilinx Answer 69057) |
| 02/07/2017 | Added v2.0 (Rev.1), v3.0 and v3.0 (Rev.1) to Version Table and (Xilinx Answer 68603) |
| 05/31/2016 | Added (Xilinx Answer 67258), (Xilinx Answer 67296), and (Xilinx Answer 67249) |
| 04/06/2016 | Added v2.0 to Version Table |
| 12/07/2015 | Added Xilinx Answer 66088 |
| 09/30/2015 | Initial Release |
| Answer Number | Answer Title | Version Found | Version Resolved |
|---|---|---|---|
| 56852 | Xilinx Multimedia, Video and Imaging Solution Center - Top Issues | N/A | N/A |
| Answer Number | Answer Title | Version Found | Version Resolved |
|---|---|---|---|
| 65242 | MIPI CSI-2 Receiver Subsystem - Release Notes and Known Issues for the Vivado 2015.3 tool and later versions | N/A | N/A |
| 67896 | MIPI CSI-2 Transmitter Subsystem - Release Notes and Known Issues for the Vivado 2016.3 tool and later versions | N/A | N/A |
| AR# 54550 | |
|---|---|
| Date | 05/01/2020 |
| Status | Active |
| Type | Release Notes |
| Devices | |
| IP | |