We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55235

LogiCORE Ten Gigabit Ethernet PCS/PMA v3.0 - 10GBASE-KR - Auto Negotiation with no FEC - Marginal timing seen


When using the Ten Gigabit Ethernet PCS/PMA v3.0 configured for 10GBASE-KR with Auto Negotiation and no FEC, marginal timing has been seen.


When small timing failures are seen, changing Vivado Synthesis and Implementation tool options have been seen to result in passing timing.  Some possibilities include:

- In Synthesis Settings, change control_set_opt_threshold to 60.
- In Implementation Settings under Place Design, set the directive to ExtraPostPlacementOpt.
AR# 55235
Date 04/01/2013
Status Active
Type General Article
  • Ten Gigabit Ethernet PCS/PMA
  • 10 Gigabit Ethernet PCS-PMA with FEC/Auto-Negotiation for backplanes (10GBASE-KR)
Page Bookmarked