UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55900

RXAUI v3.0 Verilog - Using the TXPRBSFORCEERR input causes the connection to GT1 in Verilog to need to be corrected

Description

For RXAUI v3.0 in Vivado 2013.1, when using TXPRBSFORCEERR driven by gt_control bus, the connection to GT1 needs to be corrected in Verilog.

No action is needed if using VHDL or if not using this gt_control input.

Solution

To correct the connection for GT1 in RXAUI_core_name_block.v change the line below:

From

   .TXPRBSFORCEERR_IN          (gt0_txprbsforceerr),

To

   .TXPRBSFORCEERR_IN          (gt1_txprbsforceerr),

AR# 55900
Date Created 05/07/2013
Last Updated 09/22/2014
Status Active
Type General Article
IP
  • RXAUI