We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58343

Vivado 2013.3 - AXI Ethernet system configured with FIFO using IPI fails peripheral test


An AXI Ethernet v6.0 design configured with FIFO fails the SDK peripheral test in Vivado 2013.3.


Debugging the software reveals that the multi-frame example never completes. 

There is a Vivado issue which causes signals to not be tied off appropriately.

Please make the following change in the hardware design:

  1. Tie the m_axis_rxs_tready signal High on the AXI Ethernet instance.
  2. Implement the design again.

The Vivado 2013.4 release and later contain this fix.

Note: This fix has to be implemented every time the block design is re-opened.

Linked Answer Records

Master Answer Records

AR# 58343
Date 09/15/2014
Status Active
Type General Article
  • AXI Ethernet
  • AXI Streaming FIFO
Page Bookmarked