UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61652

7-Series FPGA Integrated Block Wrapper for PCI Express v3.0 (Rev2) - Example design simulation fails with Modelsim PE and DE

Description

When simulating the 7 Series FPGA Integrated Block Wrapper for PCI Express v3.0 (Rev2) core example design in Modelsim PE and DE (10.2), the following error message is received:

# TIMEOUT ERROR in usrapp_tx:TSK_WAIT_FOR_READ_DATA. Completion data never received.


Solution

This is a known issue with version 10.2 of Modelsim PE and DE. 

It has been fixed in 10.3c.

Modelsim SE, Questasim and Vivado Simulator do not have this issue.

Revision History

08/06/2014 - Initial Release

AR# 61652
Date Created 07/30/2014
Last Updated 08/12/2014
Status Active
Type General Article
IP
  • 7 Series Integrated Block for PCI Express (PCIe)