UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62452

2014.3 - SDK - SDK crashes when making changes to FSBL parameters in SPM project

Description

I have created an SPM (Performance Analysis) Project in SDK 2014.3. 

However, if I try to change any of the FSBL parameters I get the error below:

15:29:41 TRACE : Calling generatePsInitFiles JNI(rdi_hw_platform) call with arguments: hwSpecPath=C:\Users\chaitany\workspace_spm\SPM_ZC_702_HwPlatform\system.hdf, params[PCW_UIPARAM_DDR_ADV_ENABLE:1, PCW_APU_PERIPHERAL_FREQMHZ:666.666666, PCW_FPGA0_PERIPHERAL_FREQMHZ:55.6, PCW_UIPARAM_DDR_FREQ_MHZ:533.3, PCW_UIPARAM_DDR_BUS_WIDTH:32 Bit, PCW_DDR_PORT0_HPR_ENABLE:1, PCW_DDR_PORT1_HPR_ENABLE:0, PCW_DDR_PORT2_HPR_ENABLE:1, PCW_DDR_PORT3_HPR_ENABLE:0, PCW_DDR_HPRLPR_QUEUE_PARTITION:HPR(24)/LPR(8), PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL:5, PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL:15, PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL:2]

 

How can this be addressed?

Solution

This issue is only seen on a Windows Operating System.

A patch is attached to this Answer Record.

Please download the respective patch for your OS and follow the README guidelines in the patch.

Attachments

Associated Attachments

AR# 62452
Date Created 10/10/2014
Last Updated 10/21/2014
Status Active
Type General Article
Devices
  • SoC
  • XA Zynq-7000
  • Zynq-7000
Tools
  • Vivado Design Suite - 2014.3