UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63071

Vivado 2014.4, Zynq-7000 AP SoC - PS7_XPAR_PS7_DDR_0_S_AXI_HIGHADDR is not set correctly when using ECC in ps7_init.tcl

Description

After exporting to SDK, the ps7_init.tcl contains a PS7_XPAR_PS7_DDR_0_S_AXI_HIGHADDR value which is half the actual effective size when using the PS DDR controller with ECC.

from ps7_init.tcl:

set PS7_XPAR_PS7_DDR_0_S_AXI_HIGHADDR 0x0FFFFFFF

This results in portions of the PS DDR not being initialized which can cause uncorrectable ECC errors when debugging over JTAG.

Solution

To work around the issue, edit the PS7_XPAR_PS7_DDR_0_S_AXI_HIGHADDR value in the ps7_init.c file.

For example, for a 512MB effective memory, use:

set PS7_XPAR_PS7_DDR_0_S_AXI_HIGHADDR 0x1FFFFFFF

This issue will be fixed starting in Vivado 2015.1.

AR# 63071
Date Created 12/09/2014
Last Updated 02/13/2015
Status Active
Type General Article
Devices
  • XA Zynq-7000
  • Zynq-7000
  • Zynq-7000Q
IP
  • Processing System 7