UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64618

Missing address range for an external AXI interface in the system memory map of an SDK project.

Description

It is possible to create an IPI design with an external AXI master in Vivado 2015.1.

 

64618-1.jpg




64618-2.jpg




The design can be exported to SDK and a BSP can be generated, however the external AXI Master address range will be missing form the memory map, and so the defines for the address range will be missing in the xparamters.h file.

 64618-3.jpg



 

 

Solution

Apply the patches attached to this AR, and export the Hardware to SDK again.

 

The SDK project now contains the external AXI Master address range.

64618-4.jpg




If a BSP had been created without the patch, please DELETE the BSP and create it again.

64618-5.jpg






Attachments

Associated Attachments

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
56609 2013.2 Vivado IPI, Zynq-7000 - How do I connect custom AXI HDL outside of IPI to a Zynq AXI interface? N/A N/A
AR# 64618
Date Created 05/20/2015
Last Updated 05/27/2015
Status Active
Type General Article
Devices
  • Zynq-7000
  • Zynq-7000Q
  • XA Zynq-7000
Tools
  • Vivado Design Suite - 2015.1