UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - Adaptable. Intelligent.
  2. Support
  3. AR# 66422: MIG 7 Series - Debug Signals are not available when using IP Integrator

AR# 66422

MIG 7 Series - Debug Signals are not available when using IP Integrator

Description

Version Found: MIG 7 Series v2.4

Version Resolved: See (Xilinx Answer 54025)

When using the MIG 7 Series IP core, there are internal Debug Signals available that can be used for debugging purposes. 

To generate these signals as top-level I/O ports, there is an option in the MIG IP GUI to enable/disable them.

Solution

This option is not available when using MIG 7 Series in IP Integrator.

However, these debug signals still exist internally in the MIG IP RTL. If the debug signals are required when using IP Integrator, the ILA insertion flow can be used to insert ILAs on the debug ports using the synthesized DCP netlist.

Revision History:

01/18/2016 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado N/A N/A
AR# 66422
Date 01/21/2016
Status Active
Type Known Issues
Devices
Page Bookmarked