We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66523

2015.4 - Zynq UltraScale+ MPSoC: FSBL for ZCU102 requires I2C interface


The default ZCU102 configuration contains I2C, and it is required for board specific configuration done in FSBL.

As a result, for ZCU102 designs, I2C is required and should not be removed from the design.


I2C0 is used for the following:

  • GT lane configuration (based on ICM_CFG registers to PCIe, DP, USB, SATA)
  • GEM3 Reset
  • Configuring PCIe (if applicable) for RC
  • Enabling the voltage supply to the FMC connector (FMC ADJ)
AR# 66523
Date 02/02/2016
Status Active
Type General Article
  • Zynq UltraScale+ MPSoC
Boards & Kits
  • Zynq UltraScale+ MPSoC ZCU102 Evaluation Kit
Page Bookmarked