We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67106

High Speed SelectIO Wizard - Simulation fails when using IES simulator


Version Found: 2016.1

Simulation of the High Speed SelectIO core fails when using the IES simulator due to issues with the bit-widths for the parameters set by the Wizard. 

Note: this Answer Record should not be viewed in isolation. For all other known issues and to see what version of Vivado / High Speed SelectIO Wizard these issues have been resolved in, please refer to (Xilinx Answer 64216)


To work around this issue, you will need to increase the bit-widths for all parameters:

For example, Vivado generates the parameters as shown:


This should be changed to the following:


Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
64216 High Speed SelectIO Wizard - Known Issue list N/A N/A
AR# 67106
Date 06/24/2016
Status Active
Type General Article
  • Kintex UltraScale
  • Virtex UltraScale
Page Bookmarked