UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67437

2016.2 [PLIDC-14] DRC warning seen during Implementation for 7 Series designs

Description

I see the following DRC warning during Implementation of a 7 Series design:

[DRC 23-20] Rule violation (PLIDC-14) IDELAYCTRL REFCLK should be same as ISERDES CLK - The BITSLICE cell IDELAYCTRL system_i/Interface_0/inst/U_idelayctrl REFCLK pin should be driven by the same clock net as the associated ISERDES system_i/Interface_0/inst/U_adc_if/genblk1[0].ISERDESE2_inst CLK or CLKDIV pin.

Can this be ignored?

Solution

The tool is incorrectly issuing this message for 7 Series designs. This message can be safely ignored if you are using a 7 Series or Zynq device. This issue has been fixed in the 2016.3 release.

AR# 67437
Date Created 06/23/2016
Last Updated 11/24/2016
Status Active
Type General Article
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7
Tools
  • Vivado Design Suite - 2016.2