UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 71374

MIPI D-PHY - UltraScale+ devices - Two independent IP instances in the same bank need to be reset at the same time

Description

In a design with two independent D-PHY instances placed in the same bank, resetting the cores at different times can cause issues.

Why does this occur?

Solution

When multiple D-PHY IPs are placed in the same bank, they need to be reset at the same time even if they are independent.

This is a silicon limitation mentioned in (UG571):





Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54550 LogiCORE IP MIPI D-PHY - Release Notes and Known Issues for the Vivado 2015.3 tool and later versions N/A N/A
AR# 71374
Date 07/27/2018
Status Active
Type General Article
Devices More Less
IP
Page Bookmarked