You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
Solutions
Products
Support
Solutions
Products
Support
Solutions by Technology
AI Inference Acceleration
Back
AI Inference Acceleration
Why Xilinx AI
Xilinx AI Solutions
Get Started with Xilinx AI
Video AI Analytics
Networking
App Store
Solutions by Industry
Aerospace & Defense
Back
Aerospace & Defense
Overview
Avionics & UAV
Digital RADAR/EW
MilCom & SatCom
Space
Automotive
Back
Automotive
Overview
ADAS
Automated Driving
Electrification & Networking
In-Vehicle
Broadcast & Pro A/V
Back
Broadcast & Pro A/V
Overview
AV over IP
Cameras
Converters & KVM
Encoders & Decoders
Professional Audio Systems
Professional Displays & Signage
Projection Systems
Routers & Switchers
Servers & Storage
Transmitters & Modulators
Video Conferencing
Video Processing Card
Consumer Electronics
Back
Consumer Electronics
Overview
Multifunction Printers
Ultra High Definition Televisions
Data Center
Back
Data Center
Overview
Computational Storage
Database & Data Analytics
Financial Technology
High Performance Computing
Networking
Video & Image Processing
Emulation & Prototyping
Back
Emulation & Prototyping
Overview
ASIC Emulation in Action
FPGA-Based Prototyping
Industrial
Back
Industrial
Overview
3D Printers & Additive Manufacturing
Human Machine Interface
I/O Modules & Smart Sensors
IIoT Gateways & Edge Appliances
Industrial Control with IIoT Edge Nodes
Machine & Computer Vision
Drives & Motor Control
Robotics
Smart Grid
Trains & Railways
Video Surveillance
Healthcare / Medical
Back
Healthcare / Medical
Overview
Clinical Defibrillators & Automated External Defibrillators
Diagnostic & Clinical Endoscopy Processing
Healthcare AI
Medical Imaging with CT, MRI & PET
Medical Imaging with Ultrasound
Multi-parameter Patient Monitors & ECGs
Other Medical Equipment
Robot-assisted Surgery
Safety, Security & Partner Solutions
Test & Measurement
Back
Test & Measurement
Overview
Semiconductor Automated Test Equipment
Test & Measurement Instrumentation
Wired & Wireless Testers
Wired & Wireless Communications
Back
Wired & Wireless Communications
Overview
Network Security
Telco Acceleration
Telecommunications
Wireless
Solutions
Products
Support
Product Categories
Devices
Back
Devices
Explore Silicon Devices
ACAPs
FPGAs & 3D ICs
SoCs, MPSoCs, & RFSoCs
Cost-Optimized Portfolio
Evaluation Boards & Kits
Back
Evaluation Boards & Kits
Explore Boards & Kits
Evaluation Boards
System-on-Modules (SOMs)
FPGA Mezzanine Cards
Board and Kit Accessories
Accelerators
Back
Accelerators
Data Center Accelerator Cards
Computational Storage
SmartNIC Accelerator
Telco Accelerator
Standard NICs
Back
Ethernet Adapters
8000 Series Ethernet Adapters
X2 Series Ethernet Adapters
Offload NICs
Programmable NICs
Software Development
Back
Software Development Tools
Vitis™ Software Platform
Vitis™ AI
Vitis™ Accelerated Libraries
Legacy Tools
Software Development Resources
Developer Site - developer.xilinx.com
Xilinx Accelerator Program
Xilinx Community Portal
Reference Apps
Hardware Development
Back
Hardware Development Tools
Vivado® Design Suite
Intellectual Property
System Generator
Add-On for MATLAB & Simulink
Hardware Development Resources
Developer Site - developer.xilinx.com
Silicon Evaluation Boards
Design Hubs
Design and Debug Blog
Embedded Development
Back
Embedded Development
Embedded Software & Ecosystem
Xilinx Wiki Design Examples
Xilinx GitHub
Xilinx Community Portal
Core Technologies
Back
Core Technologies
Explore All Core Technologies
3D ICs
Configuration Solutions
Connectivity
Design Security
DSP
Dynamic Function eXchange
Ethernet
Functional Safety
High Speed Serial
Machine Learning
Memory
MIPI Connectivity for Imaging
PCI Express
Power Efficiency
Processing Solutions
RF Sampling
Signal Integrity
System Monitor and XADC
App Store
Product Exploration
Developer Site - developer.xilinx.com
Quality & Reliability
Powered By Xilinx
Solutions
Products
Support
Support & Services
Support
Back
Support
Support Home
Knowledge Base
Documentation
Community Forums
Service Portal
Design Hubs
Versal ACAP Design Process Documentation
Downloads & Licensing
Services
Back
Services
Training
Downloads & Licensing
Product Return
University Program
Partner Design Services
Careers
Company
Back
Company
Company Overview
Management Team
Investor Relations
Xilinx Ventures
Community Engagement
Corporate Responsibility
Corporate Briefing Center
Careers
Partners
Back
Partners
Xilinx Partner Program Overview
Accelerator Partner Program
Alveo Accelerator Card Partner Network
Design Service Partners
All Ecosystem Partners
Contact Us
Back
Contact Us
Contact Xilinx
Contact Sales
Corporate Locations
Authorized Distributors
Newsroom & Media
Newsroom
Press Releases
Webinars
Video Portal
Powered By Xilinx
Community
Xilinx Blogs
Events
Community Forums
Shopping Cart
Sub Total
Shipping
Calculated at Checkout
Tax
Calculated at Checkout
Secure Checkout
Your cart is empty
Looks like you have no items in your shopping cart.
Click here
to continue shopping
Account
Login | Register
Sign Out
Shopping Cart
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Support
AR# 9410: 12.1 Timing Closure - Suggestions for high fanout signals
AR# 9410
Update me on changes via Email
|
Unsubscribe
12.1 Timing Closure - Suggestions for high fanout signals
Description
Solution
Description
I placed a timing constraint on a path, but the constraint has errors. What can I do to make this timing constraint pass?
Solution
Possible suggestions for high fanout signals:
Floorplan or LOC the origin and the global buffer of the high fanout signal.
Duplicate the driver and tell the synthesis tool not to remove the duplicate logic.
Use specific net fanout control on the specific net, if the synthesis tool allows.
For additional suggestions and recommendations, see the following Answer Records:
Forstate machine optimization, see
(Xilinx Answer 9411)
For long carry logic chains, see
(Xilinx Answer 9412)
ForI/Os 3-state enable paths, see
(Xilinx Answer 9413)
Forpaths through TBUFs, see
(Xilinx Answer 9414)
Fortiming through irrelevant paths such as RESET or ".SR" pin, see
(Xilinx Answer 9415)
For using multi-cycle paths, such as a path through a ".CE" pin, see
(Xilinx Answer 9416)
Toavoid having too many levels of logic, see
(Xilinx Answer 9417)
For timing constraints that miss their goals by 5% to 10%, see
(Xilinx Answer 9418)
For timing constraints that miss their goals by 10% to 15%, see
(Xilinx Answer 9419)
Was this Answer Record helpful?
Yes
No
AR# 9410
Date
12/15/2012
Status
Active
Type
General Article
Tools
ISE - 10.1
ISE Design Suite - 11.1
ISE Design Suite - 11.2
ISE Design Suite - 11.3
ISE Design Suite - 11.4
ISE Design Suite - 11.5
ISE Design Suite - 12.1
ISE Design Suite - 12.2
More
Less
People Also Viewed
Feedback
Close