Based on a real-world accelerated computing example, this session provides a step-by-step tutorial that takes you through the Vitis flow for integrating the RTL and HLS kernels into a single design. Both AXI stream and memory-mapped interfaces are utilized, as well as Vitis Vision Library. The Vitis emulation and profiling features are also illustrated.