UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

ChipScope Pro IBERT for Virtex-7 GTX

Product Description

The ChipScope™ Pro IBERT core for Virtex®-7 FPGA GTX transceivers is customizable and designed for evaluating and monitoring Virtex-7 FPGA GTX transceivers. This core includes pattern generators and checkers that are implemented in FPGA logic, and access to ports and the dynamic reconfiguration port attributes of the GTX transceivers. Communication logic is also included to allow the design to be run-time accessible through Joint Test Action Group (JTAG). This core can be used as a self-contained or open design, based on customer configuration as described in this document.

Key Features & Benefits

  • Provides a communication path between the ChipScope Pro Analyzer software and the IBERT core
  • Provides a user-selectable number of Virtex-7 FPGA GTX transceivers
  • Transceivers can be customized for the desired line rate, reference clock rate, reference clock source,and data path width
  • Requires a system clock that can be sourced from a pin or one of the enabled GTX transceivers
xilinx-131x43
  • Bundled With: ISE Design Suite
  • License: Xilinx End User License Agreement
Page Bookmarked