Xilinx is now part ofAMDUpdated Privacy Policy

HBM IP

Overview

Product Description

Massive memory bandwidth, the simplicity of an AXI Interface, no need for external pins

HBM IP, made available for Virtex UltraScale+ HBM devices, gives access to the highest available memory bandwidth, packaged with reliable UltraScale+ FPGA technology. The HBM IP handles calibration and power-up. The memory is in-package, so there is no need for additional PCB complexity. HBM IP is configured through either IPI or the IP Configuration GUI.


Key Features and Benefits

  • One or two stacks of HBM per package. 4GB per stack 
  • Up to 460GB/s of practical and useful bandwidth
  • Up to 32 full-duplex AXI interfaces
  • Complete address map for every master

Resource Utilization


Support

Device Family:

Design Tools:

Documentation

Featured Documents

Default Default Title Document Type Date