Xilinx is now part ofAMDUpdated Privacy Policy

Region of Interest (ROI) based encoding demo: System & Hardware Architecture

Learn about the details of the system and hardware architecture of the Zynq UltraScale+ MPSoC Video Codec Unit (VCU) Region of Interest (ROI) based encoding reference design. An overview of the system architecture is presented, before going into the details of the hardware architecture. To conclude, resources are presented for getting started with the reference design.

Prior to watching this system and hardware architecture video, it is recommended to watch the first video in this series, called "Maximizing broadcast bandwidth: Region of Interest based encoding" to learn how Region Of Interest based encoding addresses the broadcast bandwidth problem.