AXI Interconnect

Overview

Product Description

Included at no additional charge with Vivado and ISE Design Suite

The AXI Interconnect IP connects one or more AXI memory-mapped Master devices to one or more memory-mapped Slave devices. The AXI interfaces conform to the AMBA® AXI version 4 specifications from ARM®, including the AXI4-Lite control register interface subset. The Interconnect IP is intended for memory-mapped transfers only; AXI4-Stream transfers are not applicable. The AXI Interconnect IP can be used from the Vivado® IP catalog as a pcore from the Embedded Development ToolKit (EDK) or as a standalone core from the CORE Generator™ IP catalog.


Key Features and Benefits

EDK

  • Selectable interconnect architecture
    • Crossbar mode (Performance optimized): Shared-Address, Multiple-Data (SAMD) crossbar architecture with parallel pathways for write and read data channels
    • Shared Access mode (Area optimized): Shared write data, shared read data, and single shared address pathways.
  • AXI protocol compliant (AXI3, AXI4, and AXI4-Lite) includes:
    • Burst lengths up to 256 for incremental (INCR) bursts
    • Converts AXI4 bursts > 16 beats when targeting AXI3 slave devices by splitting transactions
    • Generates REGION outputs for use by slave devices with multiple address decode ranges
    • Propagates USER signals on each channel, if any; independent USER signal width per channel (optional)
    • Propagates Quality of Service (QoS) signals, if any; not used by the AXI Interconnect core (optional)
  • Interface data widths:
    • AXI4: 32, 64, 128, 256, 512, or 1024 bits
    • AXI4-Lite: 32 bits
  • 32-bit address width
  • Connects to 1-16 master devices and to 1-16 slave devices
  • Built-in data-width conversion, synchronous/ asynchronous clock-rate conversion and AXI4-Lite/AXI3 protocol conversion
  • Optional register-slice pipelining and datapath FIFO buffering
  • Optional packet-FIFO capability
    • Delays issuing AWVALID until the complete burst is stored in the write data FIFO
    • Delays issuing ARVALID until the read data FIFO has enough vacancy to store the entire burst length
  • Supports multiple outstanding transactions in crossbar mode
  • “Single-Slave per ID” method of cyclic dependency (deadlock) avoidance
  • Fixed priority and round-robin arbitration
  • Supports TrustZone security for each connected slave as a whole
  • Support for Read-only and Write-only masters and slaves, resulting in reduced resource utilization.

CORE Generator

  • AXI protocol compliant (AXI4 only), including:
    • Burst lengths up to 256 for incremental (INCR) bursts
    • Propagates Quality of Service (QoS) signals, if any; not used by the AXI Interconnect core (optional)
  • Interface data widths:32, 64, 128, 256, 512, or 1024 bits
  • Address width: 12 to 64 bits
  • Connects to 1-16 master devices and to one slave device
  • Built-in data-width conversion and synchronous /asynchronous clock-rate conversion
  • Optional register-slice pipelining and datapath FIFO buffering
  • Optional packet-FIFO capability
    • Delays issuing AWVALID until the complete burst is stored in the write data FIFO
    • Delays issuing ARVALID until the read data FIFO has enough vacancy to store the entire burst length
  • Supports multiple outstanding transactions
  • Fixed priority and round-robin arbitration
  • Support for Read-only and Write-only master devices, resulting in reduced resource utilization

Resource Utilization


Support

Documentation

Featured Documents

Filter Results
Default Default Title Document Type Date