UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

LogiCORE IP Serial RapidIO Gen 2

Product Description

The LogiCORE™ IP Serial RapidIO Gen 2 Endpoint solution, designed to RapidIO Gen 2.1 specification, comprises of a highly flexible and optimized Serial RapidIO Physical Layer core and a Logical (I/O) and Transport Layer core. This IP solution is provided in netlist form with supporting example design code. The Gen 2 IP supports 1x, 2x, and 4x lane widths. It comes with a configurable buffer design, reference clock module, reset module, and configuration fabric reference design, which allows complete flexibility in selection functional blocks needed for a given application. This solution supports Verilog design environment. This IP core utilizes AXI-4 Streaming interface for data path and AXI-4 Lite interface for configuration (maintenance) transactions. This core is designed to ensure predictable timing, thereby significantly reducing engineering time investment and allowing resources to be focused on user-specific application logic.

For Serial RapidIO Gen 1.3 (with extensions for Gen 2 5G line rates) Xilinx LogiCORE IP, please visit Serial RapidIO LogiCORE IP

Key Features & Benefits

  • 1x, 2x, & 4x Serial PHY - supports Artix-7, Kintex-7, Zynq-7000, Virtex-7, and Virtex-6 FPGAs
  • 1x, 2x & 4x Serial PHY - supports 1.25, 2.5, 3.125, 5.0, and 6.25 Gbps line speed
  • Supports IDLE1 and IDLE2 sequence
  • Supports Packet Retry, stomp, transmission error recovery, throttle-based flow control and CRC
  • Support for 8/16 bit device IDs, programmable source ID on all outgoing packets
  • Support for priority based re-transmit suppression
  • Independently configurable 8/16/32 packet deep TX and RX buffer depths
  • AXI4-Stream interface for Data path and AXI4-Lite for the configuration Interface
xilinx-131x43
Order Evaluate
  • Part Number: EF-DI-RIO-SITE
  • License: Core License Agreement

Featured Documents

Page Bookmarked