Xilinx is now part ofAMDUpdated Privacy Policy

LogiCORE IP Mutex

Overview

Product Description

Mutex provides a mechanism for mutual exclusion to enable one process to gain exclusive access to a particular resource in a multi-processor environment. The Mutex core contains a configurable number of mutexes. Each of these can be associated with a 32-bit user configuration register to store arbitrary data.


Key Features and Benefits

  • Supports AXI4-Lite and PLBv4.6
  • Configurable number of PLB interfaces from 0 to 8
  • Configurable number of AXI4-Lite interfaces from 0 to 8
  • Configurable asynchronous or synchronous interface operation
  • Configurable USER register
  • Configurable number of mutexes
  • Configurable CPUID width

Resource Utilization


Support

Documentation

Featured Documents

Default Default Title Document Type Date