Xilinx is now part ofAMDUpdated Privacy Policy

Discrete Fourier Transform (DFT)

Overview

Product Description

The Discrete Fourier Transform (DFT) core is a fundamental building block for implementing the SC-FDMA uplink transmission scheme selected for 3rd Generation Partnership Project (3GPP) Long Term Evolution (LTE) wireless systems. The DFT core is designed to meet the transform point size requirements for 3GPP LTE systems. The DFT core provides highly optimized implementation along with system level fixed point C-models, and further reduces implementation time for 3GPP LTE systems.


Key Features and Benefits

  • Support for wide range of transform sizes, including 1296 and 1536 up to 3240
  • Less than 26 μs total latency when transforming 1200 points at 245.76 MHz (using any combination of sizes)
  • Size can be changed for each transform
  • Up to 18-bit twos complement input data width
  • Up to 18-bit twos complement output data width with 4-bit block exponent
  • Direct and inverse DFT supported on frame-by-frame basis

Resource Utilization


Support

Documentation

Featured Documents

Default Default Title Document Type Date