Xilinx is now part ofAMDUpdated Privacy Policy

IBERT for UltraScale/UltraScale+ GTY Transceivers

Overview

Product Description

The customizable LogiCORE™ IP Integrated Bit Error Ratio Tester (IBERT) core for UltraScale™/UltraScale+™ architecture GTY transceivers is designed for evaluating and monitoring the GTY transceivers. This core includes pattern generators and checkers that are implemented in FPGA logic, and access to ports and the dynamic reconfiguration port attributes of the GTY transceivers. Communication logic is also included to allow the design to be run time accessible through JTAG. This core can be used as a self-contained or open design, based on customer configuration.


Key Features and Benefits

  • Provides a communication path between the Vivado® serial I/O analyzer feature and the IBERT core
  • Provides a user-selectable number of UltraScale architecture GTY transceivers
  • Transceivers can be customized for the desired line rate, reference clock rate, and reference clock source
  • Requires a system clock that can be sourced from a pin or one of the enabled GTY transceivers

Resource Utilization


Support

Documentation

Featured Documents

Default Default Title Document Type Date