Effective with the 2020.1 release this product will be bundled with Vivado
The Xilinx MIPI CSI2 Receiver Subsystem and MIPI CSI 2 Transmitter Subsystems implement the Mobile Industry Processor Interface (MIPI) based Camera Serial Interface (CSI-2) according to version 1.1 on Xilinx's UltraScale+™ devices and allows users to capture raw images from MIPI CSI2 camera sensors or transmit to MIPI based Image sensor processors. The CSI2 Receiver and Transmitter can be implemented in Xilinx UltraScale+ FPGAs without requiring external D-PHY bridges. Xilinx 7-series devices require external D-PHY bridges or passive components to implement D-PHY layer. The subsystems allow fast selection of the top level parameters and automate most of the lower level parameterization. The AXI4 streaming interfaces make it easy for other AXI4 based subsystems to seamlessly plug into the CSI controllers.
The MIPI CSI2 Receiver and Transmitter subsystems are designed to be compliant with the MIPI CSI-2 version 1.1 specification standard and includes the following features