We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Single-source SYCL C++ on a Xilinx FPGA

In this Xilinx Research Labs demo, a single-source SYCL C++ example is explained along with the methodology to generate a hardware implementation running on a Xilinx FPGA. Visit https://github.com/triSYCL/triSYCL for more information.

Page Bookmarked