Hero Slide Images

Cost-Optimized FPGAs and SoCs

Broadest Portfolio of Adaptable Solutions for Cost Sensitive Applications

overview

Any-to-Any Connectivity

Sensor Fusion

Precision Control

Safety and Security

Image Processing

Analytics and Cloud

16NM ULTRASCALE+ COST-OPTIMIZED PORTFOLIO

Industry-Leading Performance/Watt for
Cost-Sensitive Applications

The Artix® UltraScale+™ family brings four high I/O and high DSP compute FPGAs, providing up to 192Gb of aggregate bandwidth, ideal for vision, video, networking, and storage applications. Zynq® UltraScale+ MPSoC ZU1 devices are optimized for power and cost, using 40% less static power as the next device in the family, while becoming the new entry point to the broad Adaptive SoC portfolio.

Highest Compute Density with
Ultra Compact Form Factor

With InFO package options, available devices are up to 70% smaller, 70% thinner, with a lower thermal footprint. Outputing the same compute as the larger packages, these devices in an InFO form factor produce the highest compute, throughput, and signal processing / mm2 in their respective classes.

Scalability Across UltraScale+
FPGAs & SoCs

Built on the same 16nm architecture, these new devices add to the vast and proven portfolio of devices allowing developers to preserve and leverage investments in software, IP, tools, and PCB design. Design once, deploy across multiple different devices to match the needs of your end-product portfolio.

7 SERIES COST-OPTIMIZED PORTFOLIO

Broad Portfolio Comprised of Four Families Optimized for Specific Capabilities

spartan-6 fpga chip
spartan-6 fpga logo

Highest I/O per
Logic Cell

Built for connectivity, Spartan®-6 devices merge high logic-to-pin ratios, 3.2Gb/s transceivers, and the small form-factor packaging necessary for advanced bridging applications

spartan-7 fpga chip
spartan-7 fpga chip

I/O Optimization with
Highest Performance/Watt

Combining 7 series 28nm programmable logic with high I/O counts, Spartan-7 devices are ideal for any-to-any connectivity, sensor fusion, and embedded vison applications

artix-7 chip
artix-7 logo

Transceiver Optimized
 

With up to sixteen 6.6Gb/s transceivers and DDR3 support, the Artix-7 family provides the best value for power-sensitive applications such as software-defined radio and low-end wireless backhaul

zynq-7000 chip
zynq-7000 logo

Hardware & Software
Adaptable SoC

For applications typically pairing an application processor with an FPGA, the Zynq®-7000 SoC is the single-chip solution, eliminating die-to-die latency and reducing BOM cost

FIND THE RIGHT PRODUCT FAMILY

Solving broad industry-specific problems with performance and flexibility

  Spartan-6 FPGA Spartan-7 FPGA Artix-7 FPGA Artix UltraScale+ FPGA Zynq-7000 SoC
Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, Z-7020
Zynq UltraScale+ MPSoC
ZU1 ZU2, ZU3
Logic Cells / System Logic Cells (K) 143 102 215 308 85 154
Block RAM (Mb) 4.8 4.2 13.1 10.5 4.9 7.6
DSP Slices 180 160 740 1200 220 360
Transceiver Count 8 - 16 12 4 4
Transceiver Speed (Gb/s) 3.2 - 6.6 16.375 6.6 6
DDR Interface @ Speed (Mb/s) DDR3 @ 800 DDR3 @ 800 DDR3 @ 1,066 DDR4 @ 2,400 DDR3 @ 1,066 DDR4 @ 2,666
PCI Express® Interface Gen1x1 - Gen2x4 Gen4x8 Gen2x4 -
I/O Pins 576 400 500 304 328 252
Processing System
Application Processor Unit - - - - Single / Dual-core Arm® Cortex®-A9 Dual / Quad-core Arm Cortex-A53
Real-Time Processor Unit - - - - - Dual-core Arm Cortex-R5F
Graphics Processor Unit - - - -   Mali™-400MP2
Memory Interfaces - - - - DDR3, DDR3L, DDR2, LPDDR2, 2x Quad-SPI, NAND, NOR x16: DDR4 w/o ECC; x32/x64: DDR4, LPDDR4, DDR3, DDR3L, LPDDR3 w/ ECC, 2x Quad-SPI, NAND

Not sure which family is right for your design? Check out our full Product Selection Guide

webinar

Artix UltraScale+ chip and zynq ultrascale+ zu1 chips

Want to learn more? Join us live for an overview of our new Cost-Optimized FPGAs and SoCs. The webinar will conclude with a Q&A session with direct access to Xilinx experts.