We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Accurate Logic & Signal Power Estimation In XPE

Learn about one of the key accuracy improvements in XPE for UltraScale and UltraScale+ devices. Starting from XPE 2015.4, replaced 'fanout' logical representation with 'routing complexity' algorithm to address Logic & Signal power co-relation between XPE and Vivado Report Power.

Page Bookmarked