We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
Learn how to protect your UltraScale+ configuration memory in four wires or less. This video shows how the processing system in Zynq UltraScale+ MPSoCs can access the SEM IP in programmable logic using only four signals.