UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

How to Design a Memory Interface and Controlled with Vivado MIG for the UltraScale Architecture

Learn how to run the Memory Interface Generator (MIG) GUI to generate RTL and a constraints file by creating an example design with the traffic generator, running synthesis and implementation, and viewing summary reports (utilization, power, etc.)