Xilinx is now part ofAMDUpdated Privacy Policy

How to Design a Memory Interface and Controlled with Vivado MIG for the UltraScale Architecture

Learn how to run the Memory Interface Generator (MIG) GUI to generate RTL and a constraints file by creating an example design with the traffic generator, running synthesis and implementation, and viewing summary reports (utilization, power, etc.)