Xilinx is now part ofAMDUpdated Privacy Policy

HLS Port-Level I/O Protocols: AXI4 Interfaces

Describes the AXI Interface port-level protocols abstracted by the Vivado® HLS tool from the C design