Xilinx is now part ofAMDUpdated Privacy Policy

Inserting RTL Black-box in an HLS Project

Custom RTL Verilog code can replace a C function within an HLS project. The RTL is then weaved into the rest of the C code through a JSON file and using the ap_ctrl_chain protocol to manage data transactions between the RTL and the C code.