You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
Using Multiple Clock Domains in Vivado IP Integrator
This video shows how a design with multiple clock domains can be assembled using Vivado IP Integrator. It shows how the design rule checks and features in Vivado help automate this flow for the user.