Report DataSheet

All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Partners
Videos
Press

Applications
Data Center

Video and Image Processing

Computational Storage

Database and Data Analytics

Financial Technology

High Performance Computing

Network Acceleration

Communications

5G Wireless

Wired Communications

Wireless Communications

Industry Solutions

Aerospace & Defense

Automotive

Broadcast & Pro A/V

Consumer Electronics

Emulation & Prototyping

Industrial

Medical

Test and Measurement

AI Inference Acceleration

Why Xilinx AI

Xilinx AI Solutions

Get Started with Xilinx AI
Products
Devices

ACAPs

FPGAs & 3D ICs

SoCs, MPSoCs & RFSoCs

Core Technologies

Cost-Optimized Portfolio

Quality & Reliability

Boards

Accelerator Cards

Evaluation Boards

Ethernet Adapters

System-on-Modules (SoMs)

FPGA Mezzanine Cards

Board and Kit Accessories

Software Development Tools

Vitis Unified Software Platform

Vitis AI

Vitis Libraries

Embedded Development

Acceleration Applications

Legacy Tools

Hardware Development Tools

Vivado Design Suite - HLx Editions

Intellectual Property

System Generator for DSP

Model Composer
Developers
Software Developers

Developer Site

Pre-built Accelerated Libraries

Develop your own Applications

Xilinx Accelerator Program

Hardware Developers

Silicon Evaluation Boards

Intellectual Property

Design Hubs

Design and Debug Blog

Embedded Developers

Xilinx Wiki Design Examples

Xilinx GitHub

Embedded Ecosystem

Xilinx Community Portal

Download the Latest Xilinx Tools
Support
Support

Knowledge Base

Documentation

Community Forums

Service Portal

Design Hubs

Services

Training

Downloads & Licensing

Product Return

University Program

Partner Design Services

Documentation Navigator
Download Today

Community Forums
Get Support
About
Company

Overview

Management Team

Investor Relations

Xilinx Ventures

Community Engagement

Corporate Responsibility

Corporate Briefing Center

Careers

Newsroom

Press Releases

Media Kits

Video Portal

Customers Powered by Xilinx

Xilinx Blogs

Events

Webinars

Partners

Accelerated Computing Partners

Accelerator Program Partners

Network Adapter Partners

Design Service Partners

All Ecosystem Partners

Contact Us

Contact Sales

Authorized Distributors

All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Partners
Videos
Press

Report DataSheet

Info
Related Links

Use the datasheet report to find the optimal setup and hold margin for an I/O interface.

Training
Vivado Design Suite

Product updates, events, and resources in your inbox

SUBSCRIBE

Get to know us

Company Overview
Management Team
Xilinx Blogs
Careers

Let us help you

Contact Sales
Knowledge Base
Community Forums

Public Relations

Press Releases
Investor Relations
In the Community

Products

Adaptive Compute
Accelerator Cards
Developer Tools

Partners

Design Services
Acceleration Apps

日本語
简体中文

Connect on LinkedIn
Follow us on Twitter
Connect on Facebook
Watch us on YouTube
Subscribe to Newsletter

日本語
简体中文

© 2020 Xilinx

Privacy
Legal
Supply Chain Transparency
Contact