You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
Solutions
Products
Support
Solutions
Products
Support
Solutions by Industry
Data Center
Back
Data Center
Data Center
Overview
Video & Image Processing
Computational Storage
Database & Data Analytics
Financial Technology
High Performance Computing
Network Acceleration
Communications
Back
Communications
Communications
Overview
Wireless
Telco Acceleration
Telecommunications
Network Security
Other Industries
Back
Other Industries
Industry Solutions
Overview
Aerospace & Defense
Automotive
Broadcast & Pro A/V
Consumer Electronics
Emulation & Prototyping
Industrial
Healthcare
Test & Measurements
Other Solutions
AI Inference Acceleration
Back
AI Inference Acceleration
AI Inference Acceleration
Why Xilinx AI
Xilinx AI Solutions
Get Started with Xilinx AI
Solutions
Products
Support
Product Categories
Devices
Back
Devices
Devices
Explore Silicon Devices
ACAPs
FPGAs & 3D ICs
SoCs, MPSoCs, & RFSoCs
Cost-Optimized Portfolio
Boards & Kits
Back
Boards & Kits
Boards & Kits
Explore Boards & Kits
Accelerator Cards
Ethernet Adapters
Evaluation Boards
System-on-Modules (SoMs)
FPGA Mezzanine Cards
Board and Kit Accessories
Software Development
Back
Software Development
Software Development Tools
Vitis™ Software Platform
Vitis™ AI
Vitis™ Accelerated Libraries
Legacy Tools
Software Development Resources
Developer Site - developer.xilinx.com
Xilinx Accelerator Program
Xilinx Community Portal
Hardware Development
Back
Hardware Development
Hardware Development Tools
Vivado® Design Suite
Intellectual Property
System Generator
Model Composer
Hardware Development Resources
Silicon Evaluation Boards
Design Hubs
Design and Debug Blog
Embedded Development
Back
Embedded Development
Embedded Development
Embedded Software & Ecosystem
Xilinx Wiki Design Examples
Xilinx GitHub
Xilinx Community Portal
Core Technologies
Back
Core Technologies
Core Technologies
Explore All Core Technologies
3D ICs
Configuration Solutions
Connectivity
Design Security
DSP
Dynamic Function eXchange
Ethernet
Functional Safety
High Speed Serial
Machine Learning
Memory
PCI Express
Power Efficiency
Processing Solutions
RF Sampling
Signal Integrity
System Monitor and XADC
Acceleration Applications & Libraries
Quality & Reliability
Xilinx Quality
Powered By Xilinx
Solutions
Products
Support
Support & Services
Support
Back
Support
Support
Support Home
Knowledge Base
Documentation
Community Forums
Service Portal
Design Hubs
Downloads & Licensing
Services
Back
Services
Services
Training
Downloads & Licensing
Product Return
University Program
Partner Design Services
Careers
Company
Back
Company
Company
Company Overview
Management Team
Investor Relations
Xilinx Ventures
Community Engagement
Corporate Responsibility
Corporate Briefing Center
Careers
Partners
Back
Partners
Partners
Xilinx Partner Program
Accelerated Computing Partners
Accelerator Program Partner
Network Adapter Partners
Design Service Partners
All Ecosystem Partners
Contact Us
Back
Contact Us
Contact Us
Contact Xilinx
Contact Sales
Corporate Locations
Authorized Distributors
Newsroom & Media
Newsroom
Press Releases
Media Kits
Webinars
Video Portal
Powered By Xilinx
Community
Xilinx Blogs
Events
Community Forums
Account
My Account
Create Account
Sign Out
Shopping Cart
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Report DataSheet
Info
Related Links
Use the datasheet report to find the optimal setup and hold margin for an I/O interface.
Training
Vivado Design Suite
View More
Feedback
Close