We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Verilog Modules and Ports

Create basic Verilog module description by properly declaring ports and building hierarchy.

Page Bookmarked