Xilinx is now part ofAMDUpdated Privacy Policy

Generating Vivado HLS Pcore for use in Xilinx Platform Studio

Learn how to generate a pcore IP block using Vivado HLS for use in Xilinx Platform Studio. This video explains everything you need to known about the Export RTL feature, including device & license support, the other available export formats and how to evaluate the Vivado HLS design by launching RTL synthesis from within Vivado HLS. This video ends with a summary of how the Vivado HLS IP can be imported into Xilinx Platform Studio as a pcore.