Xilinx is now part ofAMDUpdated Privacy Policy

What's new in Vivado 2016.1

Learn what's new in the Vivado Design Suite 2016.1. We'll review the new UltraFast methodology checks, HDL module reference flow and SmartConnect IP for IPI designs, language template enhancements, Xilinx parameterized macros (XPMs), GUI improvements including in-tool quick help and text editor improvements, new HLS and system generator features, report clock utilization and report design analysis, power constraints advisor and a new ECO flow that will allow you to make changes to a post-implemented design including swapping debug probes on existing ILAs.