We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Configuring the DDR Controller in a Zynq UltraScale+ MPSoC

This demonstration will introduce you to the configuration of the DDR controller in the Zynq® UltraScale+™ MPSoC and highlights the use of the DDR Configuration menu in the Re-customize IP dialog box for the Zynq UltraScale+ MPSoC.

Page Bookmarked