Xilinx is now part ofAMDUpdated Privacy Policy

Configuring the DDR Controller in a Zynq UltraScale+ MPSoC

This demonstration will introduce you to the configuration of the DDR controller in the Zynq® UltraScale+™ MPSoC and highlights the use of the DDR Configuration menu in the Re-customize IP dialog box for the Zynq UltraScale+ MPSoC.